Short Introduction to Electrical Engineering

Design of Digital Circuits 2016
Srdjan Capkun
Frank K. Gürkaynak

In This Lecture

- Short Introduction to the Electrical Engineering
  - Current, Voltage, Capacitance
  - Transistors, CMOS
  - Shameless promotion of the D-ITET

- How to build logic gates

- Moore’s Law

- Power consumption
## Abstraction

<table>
<thead>
<tr>
<th>Abstraction Levels</th>
<th>Examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Application Software</td>
<td>Programs</td>
</tr>
<tr>
<td>Operating Systems</td>
<td>Device drivers</td>
</tr>
<tr>
<td>Architecture</td>
<td>Instructions, Registers</td>
</tr>
<tr>
<td>Micro architecture</td>
<td>Datapath, Controllers</td>
</tr>
<tr>
<td>Logic</td>
<td>Adders, Memories</td>
</tr>
<tr>
<td>Digital Circuits</td>
<td>AND gates, NOT gates</td>
</tr>
<tr>
<td>Analog Circuits</td>
<td>Amplifiers</td>
</tr>
<tr>
<td>Devices</td>
<td>Transistors, Diodes</td>
</tr>
<tr>
<td>Physics</td>
<td>Electrons</td>
</tr>
</tbody>
</table>
# Abstraction

<table>
<thead>
<tr>
<th>Abstraction Levels</th>
<th>Examples</th>
</tr>
</thead>
<tbody>
<tr>
<td>Application Software</td>
<td>Programs</td>
</tr>
<tr>
<td>Operating Systems</td>
<td>Device drivers</td>
</tr>
<tr>
<td>Architecture</td>
<td>Instructions, Registers</td>
</tr>
<tr>
<td>Micro architecture</td>
<td>Datapath, Controllers</td>
</tr>
<tr>
<td>Logic</td>
<td>Adders, Memories</td>
</tr>
<tr>
<td><strong>Today</strong></td>
<td></td>
</tr>
<tr>
<td>Digital Circuits</td>
<td>AND gates, NOT gates</td>
</tr>
<tr>
<td>Analog Circuits</td>
<td>Amplifiers</td>
</tr>
<tr>
<td>Devices</td>
<td>Transistors, Diodes</td>
</tr>
<tr>
<td>Physics</td>
<td>Electrons</td>
</tr>
</tbody>
</table>
The Electrical Engineering Perspective

- What areas are there in Electrical Engineering? What are they good for?

- This course covers the basics, we will not go to much detail.

- Those who are more interested are welcome to visit classes from the D-ITET in later semesters.
  - VLSI I – III (6th – 8th) semester
Many Microchips in a System

- Wi-Fi module
- 16 GB NAND flash
- Apple dialog power management IC
- RF power management IC
- Power Amplifiers / Antenna Switches
- Class D Amplifier
- 3-axis gyroscope
- Touchscreen SoC
- 3-axis linear accelerometer
- Touchscreen controller
- Apple A6 application processor
- LTE modem
- Multi-band/mode RF transceiver
Subsystems In iPhone (Example)

- Battery / power subsystem
- Processor / Memory
- Antenna / Radio frequency communication
- Telecommunication en/decoding
- Audio subsystem
- Camera and Display driver
- External Interfaces (touch screen, cards, data transfer)
What Specializations Are At D-ITET?

- **Transmitting and Receiving Electromagnetic Waves**
  - Design antennas to receive and transmit electromagnetic waves
  - Specialized circuits that can send and receive signals over long distances

- **Communication Theory**
  - Find out efficient ways of encoding data to improve data transmission over communication channels
What Specializations Are At D-ITET?

- **Audio / Video signal processing**
  - Enable talking even in noisy environments
  - Reduce the amount of data that needs to be transmitted for video sequences

- **Analog Electronics**
  - Convert analog signals to digital domain for further processing
  - Reproduce the analog signal from a sequence of digital values

- **Digital Electronics**

The topic of this lecture
The Goal Of Circuit Design Is To Optimize:

- **Area**
  - Net circuit area is proportional to the cost of the device

- **Speed / Throughput**
  - We want circuits that work faster, or do more

- **Power / Energy**
  - Mobile devices need to work with a limited power supply
  - High performance devices dissipate more than 100W/cm²

- **Design Time**
  - Designers are expensive
  - The competition will not wait for you
Requirements Depend On Application
(My) Principles For Engineering

- Good engineers are lazy
  - They do not want to work unnecessarily, be creative

- They know how to ask the question “WHY?”
  - Take nothing for granted

- Engineering is not religion
  - Use what works best for you

- Keep it simple and stupid
  - Engineers’ job is to manage complexity
Basic Electric Relations

\[ V = I R \]

\[ C = \frac{Q}{V} \]

\[ I = \frac{dQ}{dt} \]
Charging a Capacitor Takes Time

\[ Q = CV_b \left[ 1 - e^{-t/RC} \right] \]

Charge on capacitor

\[ I = \frac{V_b}{R} e^{-t/RC} \]

Charging current
Building Blocks For Microchips

- **Conductors**
  - Metals: Aluminum, Copper

- **Insulators**
  - Glass (SiO$_2$), Air

- **Semiconductors**
  - Silicon (Si), Germanium (Ge)
Semiconductor
N-type Doping

One extra electron

N type region negatively charged (extra electrons)
P-type Doping

P type region positively charged (missing electrons)

one missing electron
What Is So Great About Semiconductors?

- You can “engineer” its properties
  - Make it P type by injecting type-III elements (B, Ga, In)
  - Make it N type by injecting elements from type-V (P,As)

- Starting with a pure semiconductor, you can combine P and N regions next to each other

- Allows you to make interesting electrical devices
  - Diodes
  - Transistors
  - Thrystors
The Story About Transistors
The Story About Transistors
The Story About Transistors - Switch OPEN
The Story About Transistors - Switch CLOSED
pMOS Is Just The Dual Of The nMOS

Gate voltage at logic-1 level
pMOS Is Just The Dual Of The nMOS

Gate voltage at logic-0 level
nMOS + pMOS = CMOS

Gate voltage at logic-0 level

CMOS

pMOS pulls the output up
nMOS + pMOS = CMOS

Gate voltage at logic-1 level

When One Type MOS works, the other is the load
What Is So Good About CMOS?

- **No input current**
  - Capacitive input, no resistive path from the input.

- **No current when output is at logic levels**
  - Little static power, current is needed only when switching

- **Electrical properties determined directly by geometry**
  - A transistor that is 2 times larger drives twice the current

- **Very simple to manufacture**
  - pMOS and nMOS can be manufactured on the same substrate
CMOS Gates: NOT Gate

\[ Y = \overline{A} \]

<table>
<thead>
<tr>
<th>A</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>A</th>
<th>P1</th>
<th>N1</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
CMOS Gates: NOT Gate

**NOT**

\[ Y = \overline{A} \]

<table>
<thead>
<tr>
<th>A</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[
\begin{array}{c|c|c|c}
A & P1 & N1 & Y \\
\hline
0 & ON & OFF & 1 \\
1 & OFF & ON & 0 \\
\end{array}
\]
CMOS Gates: NAND Gate

NAND

\[ Y = \overline{AB} \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ A \quad B \quad P1 \quad P2 \quad N1 \quad N2 \quad Y \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>P1</th>
<th>P2</th>
<th>N1</th>
<th>N2</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0</td>
</tr>
</tbody>
</table>
CMOS Gates: NAND Gate

NAND

\[ Y = \overline{AB} \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

N1 and N2 are connected in series; both must be ON to pull the output to GND.

P1 and P2 are in parallel; only one must be ON to pull the output up to VDD.
CMOS Gate Structure

- The general form used to construct any inverting logic gate, such as: NOT, NAND, or NOR.
  - The networks may consist of transistors in series or in parallel.
  - When transistors are in parallel, the network is **ON** if either transistor is **ON**.
  - When transistors are in series, the network is **ON** only if all transistors are **ON**.
CMOS Gate Structure

- In a proper logic gate:
  - One of the networks should be ON and the other OFF at any given time.

- Use the rule of conduction complements:
  - When nMOS transistors are in series, the pMOS transistors must be in parallel.
  - When nMOS transistors are in parallel, the pMOS transistors must be in series.
Logic Gates

- Perform logic functions:
  - inversion (NOT), AND, OR, NAND, NOR, etc.

- Single-input:
  - NOT gate, buffer

- Two-input:
  - AND, OR, XOR, NAND, NOR, XNOR

- Multiple-input gates:
Single-Input Logic Gates

**NOT**

\[ Y = \overline{A} \]

<table>
<thead>
<tr>
<th>A</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**BUF**

\[ Y = A \]

<table>
<thead>
<tr>
<th>A</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Single-Input Logic Gates

**NOT**

\[ Y = \overline{A} \]

<table>
<thead>
<tr>
<th>A</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

**BUF**

\[ Y = A \]

<table>
<thead>
<tr>
<th>A</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

NOT is also called an “inverter”

Might seem useless “what does it do?”

Triangle represents a “buffer”, a “o” represents inversion
## Two-Input Logic Gates

### AND

\[ Y = AB \]

**Truth Table**

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

### OR

\[ Y = A + B \]

**Truth Table**

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
Two-Input Logic Gates

**AND**

\[ Y = AB \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Y=AB, Y=A AND B
Y=A∩B (intersection),
(therefore the representation)

**OR**

\[ Y = A + B \]

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Y=A+B Y=A OR B
Y=A∪B (Union)
(therefore the representation)
## Common Logic Gates

<table>
<thead>
<tr>
<th>Buffer</th>
<th>AND</th>
<th>OR</th>
<th>XOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Inverter</th>
<th>NAND</th>
<th>NOR</th>
<th>XNOR</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>B</td>
<td>Z</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

### Truth Tables

- **AND**
  - $A \times B = Z$
  - $\begin{array}{c|c|c|c} A & B & Z \\ \hline 0 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \end{array}$

- **OR**
  - $A + B = Z$
  - $\begin{array}{c|c|c|c} A & B & Z \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 1 \end{array}$

- **XOR**
  - $A \oplus B = Z$
  - $\begin{array}{c|c|c|c} A & B & Z \\ \hline 0 & 0 & 0 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$

- **NAND**
  - $\overline{A \times B} = Z$
  - $\begin{array}{c|c|c|c} A & B & Z \\ \hline 0 & 0 & 1 \\ 0 & 1 & 1 \\ 1 & 0 & 1 \\ 1 & 1 & 0 \end{array}$

- **NOR**
  - $\overline{A + B} = Z$
  - $\begin{array}{c|c|c|c} A & B & Z \\ \hline 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 0 \end{array}$

- **XNOR**
  - $\overline{A \oplus B} = Z$
  - $\begin{array}{c|c|c|c} A & B & Z \\ \hline 0 & 0 & 1 \\ 0 & 1 & 0 \\ 1 & 0 & 0 \\ 1 & 1 & 1 \end{array}$
Multiple-Input Logic Gates

■ 3, 4 (or even more) input AND, OR, XOR gates

■ Compound gates
  ▪ AND-OR
  ▪ OR-AND
  ▪ AND-OR-INVERT
  ▪ OR-AND-INVERT

■ Other cells
  ▪ Multiplexers (we will see them soon)
  ▪ Adders (also coming soon)
Logic Levels

- Define discrete voltages to represent 1 and 0

- For example, we could define:
  - 0 to be *ground* or 0 volts
  - 1 to be $V_{DD}$ or 5 volts

- What about 4.99 volts? Is that a 0 or a 1?

- What about 3.2 volts?

- As chips have progressed to smaller transistors, $V_{DD}$ has dropped to 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, or even lower to save power and avoid overloading the transistors.
Logic Levels

- Define a *range* of voltages to represent 1 and 0
- Define different ranges for outputs and inputs to allow for *noise* in the system
- What is noise?
What is Noise?

- Anything that degrades the signal
  - E.g., resistance, power supply noise, coupling to neighboring wires, etc.

- Example: a gate (driver) could output a 5 volt signal but, because of resistance in a long wire, the signal could arrive at the receiver with a degraded value, for example, 4.5 volts
The Static Discipline

- Given logically valid inputs, every circuit element must produce logically valid outputs

- Discipline ourselves to use limited ranges of voltages to represent discrete values
Logic Levels

Driver

Receiver

Output Characteristics

Input Characteristics

Logic High Output Range

Logic Low Output Range

Forbidden Zone

Logic High Input Range

Logic Low Input Range

Driver Receiver

V_{OH}

V_{OL}

V_{DD}

V_{IH}

V_{IL}

GND

NM_{H}

NM_{L}
Noise Margins

\[ NM_H = V_{OH} - V_{IH} \]
\[ NM_L = V_{IL} - V_{OL} \]
Moore’s Law

Development of Porsche 911 over years

Sources: auto.howstuffworks.com
www.1dee.demon.nl
Moore’s Law

Number of Transistors of Intel Processors

Year of Introduction

Number of Transistors

4004 Processor
- Introduced: 1971
- Initial clock speed: 108 KHz
- Number of transistors: 2,300
- Circuit line width: 10 micron

Source: www.intel.com/go/museum
Moore’s Law

Number of Transistors of Intel Processors

Year of Introduction

8080 Processor
Introduced: 1974
Initial clock speed: 2 MHz
Number of transistors: 4,500
Circuit line width: 10 micron

Source: www.intel.com/go/museum
Moore’s Law

Number of Transistors of Intel Processors

Year of Introduction

Source: www.intel.com/go/museum
Moore’s Law

- Coined by Gordon Moore:
  - In 1965
  - Co-founder of Intel

Number of transistors that can be manufactured doubles roughly every 18 months.

- In other words: it increases 100 fold over 10 years.
How Do We Keep Moore’s Law

- Manufacturing smaller structures
  - Some structures are already a few atoms in size

- Developing materials with better properties
  - Copper instead of Aluminum (better conductor)
  - Hafnium Oxide, air for Insulators
  - Making sure all materials are compatible is the challenge

- Optimizing the manufacturing steps
  - How to use 193nm ultraviolet light to pattern 20nm structures

- New technologies
  - FinFET, Gate All Around transistor, Single Electron Transistor...
Power Consumption

- Power = Energy consumed per unit time

- Two types of power consumption:
  - Dynamic power consumption
  - Static power consumption
Dynamic Power Consumption

- Power to charge transistor gate capacitances
- The energy required to charge a capacitance, $C$, to $V_{DD}$ is $CV_{DD}^2$
- If the circuit is running at frequency $f$, and all transistors switch (from 1 to 0 or vice versa) at that frequency, the capacitor is charged $f/2$ times per second (discharging from 1 to 0 is free).
- Thus, the total dynamic power consumption is:

$$P_{\text{dynamic}} = \frac{1}{2}CV_{DD}^2f$$
Static Power Consumption

- Power consumed when no gates are switching

- It is caused by the quiescent supply current, $I_{DD}$, also called the *leakage current*

- Thus, the total static power consumption is:

$$P_{static} = I_{DD}V_{DD}$$
Power Consumption Example

- Estimate the power consumption of a wireless handheld computer
  - \( V_{DD} = 1.2 \text{ V} \)
  - \( C = 20 \text{ nF} \)
  - \( f = 1 \text{ GHz} \)
  - \( I_{DD} = 20 \text{ mA} \)
Power Consumption Example

Estimate the power consumption of a wireless handheld computer

- \( V_{DD} = 1.2 \text{ V} \)
- \( C = 20 \text{ nF} \)
- \( f = 1 \text{ GHz} \)
- \( I_{DD} = 20 \text{ mA} \)

\[
P_{\text{total}} = P_{\text{dynamic}} + P_{\text{static}}
\]

\[
= \frac{1}{2} CV_{DD}^2 f + I_{DD} V_{DD}
\]

\[
= \frac{1}{2} (20 \text{ nF})(1.2 \text{ V})^2 (1 \text{ GHz}) + (20 \text{ mA})(1.2 \text{ V})
\]

\[
= 14.4 \text{ W}
\]
What Did We Learn?

- What is a transistor?
  - It is a switch that can be controlled electrically

- How are logic gates built?

- What is Moore’s Law, why is it interesting

- What does the power consumption depend on?
  - Activity (what does the circuit do)
  - Clock Frequency
  - Voltage
  - Total switched capacitance